iLMS知識社群歷程檔登入
位置: 蕭明椿 > 職涯檔案 > 個人著作
個人檔案
工作經歷
個人著作
計畫
獲獎榮譽
期刊論文
1. 蕭明椿, "具寫入能力提升與低待機漏電流之5T單埠靜態隨機存取記憶晶胞 [International Journal of Information and Electronicc Engineering]," , 2017.
2. 蕭明椿, "具高讀寫速度與低待機漏電流之5T靜態隨機存取記憶體 [IJCSI International Journal of Computer Science Issues]," , 2016.
3. 蕭明椿, "高性能單埠5T SRAM晶胞之設計 [IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE)]," , 2016.
4. 蕭明椿, "BJT電壓峰值檢知器 [修平學報第八期，217-228頁]," , 2004.
5. 蕭明椿, "具輸出級之電壓峰值檢知器 [修平學報第九期，79-92頁]," , 2004.
6. 蕭明椿, "「Four novel design for output buffer circuit」 [修平學報，Vol.7, pp.1-14]," , 2003.
7. 蕭明椿, "「Peak voltage detector with leakage current compensation」, [Journal of Technology, Vol.18, No. 4, pp.445-449]," , 2003.
8. 蕭明椿, "電壓峰值檢知器 [修平學報第四期]," , 2002.
9. 蕭明椿, "輸出緩衝電路之設計 [修平學報第四期]," , 2002.
國內會議論文
1. 蕭明椿, "A New Single-Port Five-Transistor SRAM Cell Design for Signal Processing Systems [2019 The 4th International Conference on Integrated Circuits and Microsystems]," , 2019.
2. 蕭明椿, "A Two-Port SRAM Cell with Improved Write-Ability and Reduced Leakage Current for Signal Processing Applications [2019 IEEE 5th International Conference on Computer and Communications]," , 2019.
3. 蕭明椿, "5T單埠靜態隨機存取記憶體晶胞設計 [2016光電與通訊工程應用研討會]," , 2016.
4. 蕭明椿, "5T靜態隨機存取記憶體 [2016第十屆資訊科技國際研討會]," , 2016.
5. 蕭明椿, "5T 靜態隨機存取記憶體 [IETAC 2016第九屆資訊教育與科技應用研討會]," , 2016.
6. 蕭明椿, "具二段式高速讀取之5T SRAM [2015資訊科技國際研討會暨民生電子論壇]," , 2015.
7. 蕭明椿, "具高速讀取之 5T SRAM [第八屆資訊教育與科技應用研討會]," , 2015.
8. 蕭明椿, "5T靜態隨機存取記憶體 [2013年民生電子研討會]," , 2013.
9. 蕭明椿, "靜態隨機存取記憶體 [2013第七屆智慧生活科技研討會ILT2013]," , 2013.
10. 蕭明椿, "單埠靜態隨機存取記憶體 [2013第七屆智慧生活科技研討會ILT2013發表論文]," , 2013.
11. 蕭明椿, "具低功率消耗之雙埠隨機存取記憶體 [ILT2008第三屆智慧生活科技研討會]," , 2008.
12. 蕭明椿, "具PMOS電流源及輸出級之電壓峰值檢知器 [第二屆智慧生活科技研討會(ILT 2007)]," , 2007.
13. 蕭明椿, "具PMOS電流源之峰值檢知器 [第一屆智慧生活科技研討會]," , 2006.
14. 蕭明椿, "BJT電壓峰值檢知器 [教育部93年度全國技專校院學生專題製作競賽暨成果展示發表會]," , 2004.
15. 蕭明椿, "BiMOS peak voltage detector [Electron Devices and Materials Symposium 2003, pp.]," , 2003.
16. 蕭明椿, "CMOS peak voltage detector [Electron Devices and Materials Symposium 2003, pp.]," , 2003.
17. 蕭明椿, "Output buffer with ground bounce inhibition [Electron Devices and Materials Symposium 2003, pp.]," , 2003.